This lecture illustrates the memory mapping of an active backplane PLC such as a SLC 500 or Micrologix. It is appropriate for many other PLC’s from other manufacturers.
See other video courses from PLC Professor on Youtube.
Premium Membership
Get access to premium HV/MV/LV technical articles, electrical guides, research studies and much more! Get 20% OFF Code: EEP08PR
Home / Resources (video trainings, theorems) / PLC Programming Training (VIDEO Sessions) / PLC Lecture 9 – Memory Mapping RSLogix500 SLC500 Micrologix
© 2019 EEP - Electrical Engineering Portal. All Rights Reserved | Privacy Policy | Terms of Service
The content is copyrighted to EEP and may not be reproduced on other websites.